Home | Careers | Contact Us  
Company System/Board Services IC Solutions Reference Designs IP Portfolio Customers-Partners News Resources
     Search For :
    
  IC Solutions
System Level Modeling
SoC/ASIC & Verification
FPGA/Structured ASIC
Physical Design & DFT
Turnkey Logistics Solutions
 
 
   
   
 

Increasing complexity and integration, shrinking geometries and consequent physical effects have been some of the ongoing challenges GDA’s ultra deep sub micron flow has had to address. First-pass silicon is a critical requirement our partners are increasingly relying on to tackle an ever-shrinking product window and faster design obsolescence.

The team at GDA has delivered on integration of complex multimillion gate SoC designs with multiple voltage islands and multiple clock domains in nanometer technology using hierarchical place and route. All this has been accomplished while also addressing the challenges of Signal Integrity (SI) and Ultra Deep-Sub-Micron effects. Further, the team has the execution expertise on issues related to the physical effects that affect reliability and manufacturability such as Crosstalk, static and dynamic IR drop, electron migration, and antenna effects at length.

GDA provides the following services for Physical Design:

 

   Floor and power planning
   Placement and routing
   Power and timing analysis
   Clock tree synthesis
   Skew minimization
   Signal integrity (IR & EM) fix and analysis
   Formal verification
   Static timing analysis (STA)
   DFM – redundant vias, metal density
   Layout – chip finishing
   Physical verification – DRC/LVS/ERC/PAE

   
 
DFT Services
 

Product structures and the chips that go inside them are becoming increasingly complex. So, it is ever more important to identify non–functional parts very early in the product life cycle to avoid cost overruns due to de-bug support.

The tests for identifying such parts are conducted in two phases: the wafer test and the final test after assembly.

GDA provides the following services for design for test (DFT):

 

   Scan chain insertion
   Memory BIST insertion
   Boundary scan insertion
   icBIST implementation
   ATPG vector generation
   Test vector simulation
   Test vector fault coverage analysis
   Library development

   
 
Get a Quote
Send us an email
 
Testimonials
 

"We welcome GDA Technologies, Inc. into the Ready for IBM Technology program. GDA’s design services and development capabilities can provide IBM foundry customers with additional choices and flexibility to help meet their requirements.”
- Ned Cahoon
Manager, Foundry business development. IBM
November 1, 2004

 
  Learn More  
 
Download Brochure
 
 
© Copyright 1996-2008. GDA Technologies, Inc. All rights reserved