Home | Careers | Contact Us
Company System/Board Services IC Solutions Reference Designs IP Portfolio Customers-Partners News Resources
     Search For :
    
  IP Portfolio
Silicon IP
IP Enabled Services
Engagement Models
Support & Training
Deliverables
Other IPs
 
 
 
Advanced Switching Interface Controller (GPEX-AS) *

GPEX-AS is a highly flexible and configurable end point controller IP targeted for both PCIExpress and Advanced Switching technology implementations in compute and communication applications. GPEX-AS is part of GDA's PCIExpress (GPEX) family of IP solutions, which includes End Point (GPEX-EP) and Root Complex (GPEX-RC) designs. GPEX-AS supports both PCI-Express and AS protocols. It supports PCI-express end-point and root complex functions, and AS port controller logic for a wide range of applications such as native AS node, leaf bridge, root bridge and switch. The controller architecture is tailored to address the needs of different market segments with highly configurable system PIs and support for PI-8, SLS, SQ and SDT. GPEX-AS architecture offers High performance, High link utilization, Low latency, Low power consumption and Small silicon footprint. It's simple, configurable, layered architecture is independent of application logic, PHY designs, implementation tools and the target technology.

It can be easily used in FPGA, Gate Array and Standard Cell technologies optimally.

 
 
* - Rambus IP; Sold under GDA’s Re-seller agreement with  Rambus, Inc.

     Features


  • Compliant with AS Core Specification V1.0
  • Compliant with PCI-Express Base Specification V1.0a
  • Compliant with PI-8, SLS, SQ and SDT specification V1.0
  • Compliant with PIPE Architecture specification V1.0
  • Targets end-point, switch and bridge implementations
  • Optimally supports data rates ranging from 2G to 40G
  • Optimized for high link utilization and low latency
  • Supports up to 8 BVCs, 8 OVCs and 4 MVCs
  • Hardware assistance for system PI functions
  • Hardware assisted congestion management
    support
  • Efficient buffer management and flow control
  • Targets both FPGA and ASIC technologies