|
|
|
| |
 |
|
| |
Adding security feature to protect or conceal digital content during unicast, multicast, or broadcast data transmission has become a very important facet in modern day wireless or wired communication systems. Any lapses in content security would result in huge business implications. For instance, a cable service provider multicasting the subscribed video content without proper access control mechanism could result in illegal access of telecasts. Security has wide applications in almost every data communication medium like, banking, digital video broadcasting, surveillance, storage, etc.
GDA Security IP cores are readymade solutions targeted to a specific platform that can be fitted into any digital solution. GDA provides highly configurable and optimized standalone solutions that address the necessary security requirements of various communication standards (ITU-T G.984.3, IEEE 802.11, IEEE 802.16, BISS-E Tech 3292 Rev2, etc).
The major functionalities of the cryptographic algorithms are: Encryption/Decryption, Signature/Verification, Key Exchange, and Hashing. These functionalities provide privacy, authentication, and data integrity. GDA's Security IPs cover all the above functionalities.
The table below maps the algorithms with their usages:
|
|
|
| T-DES, AES (128, 192, 256), ECIES |
Encryption/Decryption |
| RSA (1024, 2048), ECDSA |
Signature/Verification |
| ECDH |
Key Exchange |
| MD5, SHA-1, SHA-2 |
Hashing |
|
| |
| All the above algorithms comply with a specific standard(s) and have recommended testing methodology. GDA's Security IPs comply with the following standards and testing methodology listed below: |
| |
| T-DES |
FIPS 46-3, ANSI X9.52 |
FIPS 81, NIST SP 800-20 |
| AES |
FIPS 197 |
SP 800-38A |
| MD5 |
RFC 1321 |
|
| SHA |
FIPS 180-2 |
SHAVS |
| RSA |
PKCS v2.1 |
RSAVS |
| ECC (ECIES, ECDSA, ECDH) |
SEC1, 2, and 4, ANSI X9.31, ANSI X9.62, ANSI X9.63, ANSI X9.71, ANSI X9.17 |
GEC 2, ECDSAVS |
|
| |
These cores are available as technology independent Soft IPs which can be targeted towards FPGA or ASIC soluctions. The following would be the deliverables from GDA:
|
- RTL Source code in Verilog/ Netlist
- Verification environment (functional and timing) with FIPS test vectors
- Synthesis environment
- Design document
- Synthesis guide
- Datasheet/User guide
- FIPS Certification (if applicable)
|
| |
For more information on these IP and other IP solutions from GDA contact Umesh Bhat at umesh@gdatech.com
|
| |
|
|
|
|
|
| |
|
|
 |
IP Cores |
|
|
|
|
|
|
|
|
| |
| |
|
| |
| |
|