Home | Careers | Contact Us  
Company System/Board Services IC Solutions Reference Designs IP Portfolio Customers-Partners News Resources
 
Get a Quote
Send us an email
View all IPs
 
 
Testimonials
 

 
  Learn More  
 
  Quick Links
Silicon IP
IP Enabled Services
Engagement Models
Support & Training
Deliverables
Other IPs
 
Interconnect IPs | Back to IP Portfolio home 

Gen2 PCI Express Root Complex (GPEX-RC) with SR-IOV and ARI Support *

GDA's PCI Express Root Complex Controller is a highly flexible and configurable design targeted for end-point implementations in desktop, server, mobile, networking and telecom applications. The controller architecture is carefully tailored to optimize link utilization, latency, reliability, power consumption, and silicon footprint

GPEX-EP is part of GDA's PCIExpress (GPEX) family of IP solutions, which includes End Point (GPEX-EP), Root Complex (GPEX-RC), Hybrid (GPEX-HY), Switch port Controller (GPEX-SW), Switch (GPEX-SWITCH) and Advanced Switching (GPEX-AS) designs..

The controller's simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. GDA solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally. Its flexible backend interface makes it easy to be integrated into wide range of applications.

* - Rambus IP; Sold under GDA’s Re-seller agreement with Rambus, Inc.



Features

   Compliant to PCI Express base specification
      version 2.0* (5.0 Gbps) and fully compliant for
      PCI Express Specification 1.1 (2.5 Gbps)
      for Gen1 requirements

   Complaint to Single Root I/O Virtualization and Sharing
     Specification Revision 1.0

   Compliant to Address Translation Services Revision 1.0

   Implements transaction, data link and physical layers
   Optional DMA controller on the user logic side
   Supports FLR

  Supports multiple lanes: x1, x2, x4, x8 or x16
  Architected for high link utilization and low latency

  Efficient receive and transmit-retry buffering scheme
  Completely handles PCI-Express ordering rules

  Implements flow control logic for both directions
  Packet oriented user logic interface

  Supports PIPE based PHY architecture
  Flexible lane ordering and support for lane reversal
  Supports ARI Forwarding