PCI Express Gen 1 and Gen 2
GDA provides IPs for all the possible categories of PCI-Express (PCIe) shown below. This serial protocol is defined by PCISIG and offers speeds of 2.5 Gb/s in Gen1 and doubles the speed at 5 Gb/s in Gen2 product. Upcoming Gen3 specification extends line speed to 8Gb/s. GDA's PCI Express interface controller is a highly flexible and configurable design targeted for end-point, root-complex, switch and bridge implementations in desktop, server, mobile, networking and telecom applications. The controller architecture is carefully tailored to optimize link utilization, latency, reliability, power consumption, and silicon footprint.
Gen2 PCI Express Controllers
Gen1 PCI Express Controllers
Serial Rapid IO Controllers
Serial Rapid IO Protocol is popular amongst DSP applications that compete with PCIe and Ethernet for data transfer within SoC designs.
| RapidIO - AXI Bridge (RAB) |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
| Serial and Parallel RapidIO Controllers (GRIO) |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
Hypertransport Controllers
| |
|
| Cave (GHT-Cave) |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
| Host (GHT-Host) |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
| Tunnel(GHT-Tunnel) |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
MIPI
| |
|
| MIPI CSI Transmitter |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
| MIPI CSI Receiver |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
| MIPI D-PHY |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
Ethernet
MAC Controllers
| |
|
| HIGIG INTERCONNECT TECHNOLOGY |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
| 10
Gigabit Ethernet MAC (XGEMAC) |
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
| 10/100/1000
Ethernet MAC (GEMAC) |
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
SPI 4.2 Controllers
| |
|
| SPI4.2 controllers |
|
| -------------------------------------------------------------------------------------------------------------------------------------------------- |
Interlaken
Interlaken is new interface defined by Cisco and Cortina to replace parallel interface called SPI 4.2 with a bundle of Serial interfaces each running at 6 Gbps speeds offering aggregate speeds of over 100Gbps-150Gbps.