Home | Careers | Contact Us  
Company System/Board Services IC Solutions Reference Designs IP Portfolio Customers-Partners News Resources
 
Get a Quote
Send us an email
View all IPs
 
 
Testimonials
 

 
  Learn More  
 
  Quick Links
Silicon IP
IP Enabled Services
Engagement Models
Support & Training
Deliverables
Other IPs
 

IBM PowerPC 405 Embedded Core
Licensable processor cores for system-on-a-chip applications

New applications like Online Gaming, Web 2.0 and Mobile TV are increasing the data usage significantly. These applications have live streaming of data that promotes 3rd Generation Partnership Project (3GPP) to work on the Long-Term Evolution (LTE). LTE is the next generation of GSM/EDGE and High Speed Packet Access (HSPA) network technologies. GDA plans to significantly increase throughput of these applications by enabling PowerPC based LTE stacks and LTE base stations (eNode B). Complete hardware and software components based on PowerPC Architecture will deliver superior Quality of Service (QoS) for WiMAX/LTE systems required by applications like IPTV and VOIP. GDA plans to harden the PowerPC 405 for proven, reliable integration into SoCs. Hardened 405 cores will be optimized for performance, power, and size for specific technologies and applications.


The PowerPC 405 core can be integrated with peripheral and application-specific macro cores using the IBM CoreConnect™ bus architecture to develop custom SoC solutions. GDA also offers interface IP cores such as DDR 2/3 memory controllers, DMA and interrupt controllers, PCI controllers (PCI, PCI-X, PCIe), Serial RIO, 1/10GE, HT, Display Port, HDMI, and Interlaken controllers. GDA offers through its PES group custom services to design complex SoC’s.



Highlights

   Compatible with the scalable and flexible IBM
     PowerPC® instruction set architecture
     to facilitate ease of software migration

   Optimized for price/performance leadership and
     low power system-on-a-chip (SoC) designs

   Available through the IBM Power Architecture™ licensing
     program and in the IBM core library for integration with
     peripheral and application-specific macro
    cores to develop SoC solutions

   Supports product differentiation via inclusion of custom
     logic and instructions on the auxiliary
     processor unit (APU) interface
  JTAG and trace FIFO ports enable robust debug
     capabilities, even in complex SoC designs
  Supported by an extensive ecosystem through
    IBM’s PowerPC tools program
  Full-function simulation models are available
    to support SystemC environments